It is well known that timing jitter can degrade the bit error rate (BER) of receivers that recover clock information from the input data. In this paper, we show that timing jitter can also result in an indefinite increase in the settling time of clock recovery circuits, particularly in low swing mesochronous systems. Mesochronous clock retiming circuits are used to recover a clock of the correct phase from a clock of the correct frequency. Such receivers are required for repeaterless on-chip interconnects and in off-chip interconnects that use a forwarded clock. We first show how timing jitter can result in large increase in the settling time of the clock recovery circuit. Next, we model the circuit as a Markov chain with absorbing states. Here, the mean time of absorption of the Markov chain, which represents the mean settling time of the circuit, is determined. The model is validated by confirming its predictions with behavioural simulations of the circuit. Using insights provided by the model, techniques for reducing the settling time are proposed and their efficacy is confirmed with circuit level simulations.
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I. INTRODUCTION
Timing jitter in the incoming data degrades the bit error rate (BER) of receivers that recover clock from the data itself, and this effect has been studied [1] , [2] . However, the dependence of settling time of clock retiming circuits on the jitter in the incoming data has not been investigated before. This paper discusses the effect of timing jitter on the settling time of mesochronous clock retiming circuits. Mesochronous clock retiming circuits are required in repeaterless low swing on-chip interconnects to sample the data correctly at the receiver [3] , [4] , and also in off-chip links that use a forwarded clock [5] , [6] . In mesochronous receivers, a clock running at the correct frequency is available at the receiver and only the correct phase needs to be recovered. Hence, such clock retiming circuits use delay lines [3] , [4] or phase interpolators [7] to generate the required clock phase. Use of delay based retiming circuits is preferred over systems that use phase locked loops with a voltage controlled oscillator per channel [8] due to their better performance and lower complexity. Delay based retiming circuits are preferred even in systems where the clock frequency is known only nominally and not exactly.
Timing jitter in the incoming data can result in a large increase in the settling time of mesochronous clock retiming circuits. In order to analyze the settling time, we consider a repeaterless interconnect system as shown in Fig. 1 n ∈ Z + , λ ∈ [0, 1) and T is the system clock period. The initial phase error φ i is a continuous variable taking values in [0, 2π). Fig. 2 illustrates an eye diagram with two different cases of the initial clock phase. When the initial phase error is W 0 2 π φi φi less than π, the circuit achieves lock by decreasing the phase to 0. On the other hand, when the initial phase error is greater that π, the circuit achieves lock by increasing the phase to 2π. The settling time t s of the clock recovery circuit depends on the loop gain of the system and the initial phase error. When a binary phase detector is used, this deterministic settling time can be shown to be
where α is the data activity factor, K V C and K CP are the gains of the delay circuit and charge pump respectively. However, when the input data has timing jitter due to Inter-Symbol Interference (ISI) and/or random jitter in the clock, and the initial clock phase is in the horizontally closed region of the data eye, the expression of settling time in (1) is not valid. This region is called the window of susceptibility W henceforth. When the initial clock is in this window W, the output of the phase detector is randomized by the jitter in the data. Hence, the phase updates are random and can keep the recovered clock in the window W for extended periods of time. Thus, this increases the settling time t s of the circiuit. The size T W of the window W depends on the amount of timing jitter present in the system. Note that metastability of the phase detector flip-flops can also result in such settling time extensions. However, given the narrow widths of the metastability windows, the fast recovery times and the inherent jitter present in the clocks, the contribution of flip-flop metastability to settling time extension is negligible, and hence, not discussed here.
Typical systems implemented on-chip can have hundreds of long interconnects [9] , and a horizontal eye opening of about 85% is not pessimistic [10] . If the initial clock position is assumed to be uniformly distributed, there is a 15% chance that the circuit wakes up with its initial clock phase in the window W, making it important to study this problem. In this paper, we analyze the settling time of mesochronous clock re-timing circuits in detail and propose some techniques of reducing the settling time.
The paper is organized as follows. Section II explains how timing jitter can result in an uncertain increase in the settling time. For the purpose of analysis, the system is modeled as a Markov chain, the details of which is discussed in Section III. Techniques of reducing the settling time and their results are discussed in Section IV. Section V concludes the paper.
II. MANIFESTATION OF EXTENSION OF SETTLING TIME
The timing diagram of the Alexander phase detector [11] is shown in Fig. 3 . The phase detector takes 2 samples per bit period and takes a binary decision of shifting the clock to the right or to the left, based on the last three samples. When there is no jitter, the phase detector consistently produces either UP or DN pulses. Thus, for a given data activity factor α, the settling time can be calculated using the expression in (1). Fig. 4 shows the timing diagram of the Alexander phase detector when the data is corrupted with timing jitter and the initial phase error is close to π radians, i.e., when the initial clock position is in the window W. The sample of the data signal taken close to the data transition determines the phase detectors decision in that cycle. Due to jitter, the value of this sample depends only on the current data transition time and not on the average data arrival time. This causes the phase detector to generate UP or DN signals randomly, causing the clock recovery circuit to remain stuck with its clock in this region indefinitely. It can be shown that linear phase detectors also behave similarly in this region.
Circuit level simulations show that the system can remain stuck in the window for thousands of cycles. For demonstration purposes, we use the synchronizer for on-chip interconnects proposed in [4] . Fig. 5 shows the block diagram of this synchronizer. In this circuit, a delay locked loop (DLL) is used to generate multiple phases of the clock. A controller picks one of the phases of the DLL and delays it to bring the output clock to the center of the eye using a voltage controlled delay line (VCDL). If the VCDL range is not sufficient to achieve lock (which is detected by the control voltage V c exceeding preset bounds V H and V L ), the controller automatically picks the next adjacent phase and re-attempts to lock. The process repeats till lock is achieved. Fig. 6(a) shows the eye diagram at the receiver input of a typical low swing interconnect. Here, T W is the width of the window W. voltage evolution of the clock retiming circuit when the circuit is stuck with its clock in this window W for an extended period of time. The simulation was done in UMC 130 nm CMOS technology with a 10 mm interconnect and a low swing transmitter.
III. MARKOV CHAIN MODEL OF THE SYSTEM The binary phase detector produces UP or DN pulses on every data transition, which are converted into an analog control voltage using a charge pump. The control voltage is used to delay the clock (either using a phase interpolator or a delay line). Since the input is binary, the output phase is quantized. Hence, the clock position can be discretized to the step size δ of the phase detector loop update. In order to keep the jitter in the recovered clock low, controllers typically use step sizes of less than 0.1% of the clock period [4] , [7] . We can model the synchronizer as a Markov chain with finite states, where the states in the Markov chain represent all the possible clock positions. The state transitions in the Markov chain then represent the phase corrections done by the clock retiming circuit. To model the escape of the system from the window W, the edges of W are modeled as absorbing states [12] . Fig. 7 shows the state diagram of the Markov chain for this system. The probabilities P NA , P R and P L depend on the data stream and on the jitter characteristics. By knowing the state space and the transition probabilities of a Markov chain, one can calculate the mean time to absorption from any initial state [12] . This time to absorption corresponds to the mean settling time of the circuit.
As an example, we consider the case when the jitter is due to ISI limited to one previous bit. The Markov chain for this case was constructed and analyzed for its mean time to absorption when the data has equal probability of 1 and 0. In order to validate the model predictions, behavioural simulations of the synchronizer were done. The plots of the mean time to absorption, as obtained from the Markov chain model and behavioural simulations are shown in Fig. 8 . The model predictions were computed by solving for the mean absorption time of this Markov chain using a linear equation solver, assuming ISI truncated to 1 previous bit. The behavioural simulations were done using a 20 section RC interconnect and a VerilogA behavioural description of the clock retiming circuit. The values of R and C were such that it results in an ISI dominated by 1 previous bit. As one would expect, the settling time is maximum when the initial sampling phase is at the center of the window W. This model can be extended to analyze jitter due to multi-bit ISI as well as random jitter.
It is worth noting that the variance in the absorption time is quite high. Fig. 9 shows the standard deviation of the absorption time as predicted by the Markov chain model and as observed in the data obtained from behavioural simulations. 
IV. REDUCTION OF SETTLING TIME
The settling time of the synchronizer can be reduced by introducing a bias in the system towards one of the edges of the window W. This bias results in a constant drift in one of the directions resulting in a quick escape from the window. Fig. 10 shows the mean time to absorption as a function of the initial sampling phase, when the step sizes for the left and the right shifts are (i) equal and (ii) mismatched by 10%. Note that a 10% mismatch in the step size of the left/right shift reduces the peak mean absorption time by up to 40%. The effect of this mismatch is more pronounced in the standard deviation of the absorption time as a small asymmetry is shown to result in a large reduction in the standard deviation. Fig. 11 shows a plot of the standard deviation of the absorption time with and without the UP/DN mismatch. One of the ways of introducing such an asymmetry is by deliberately introducing a mismatch in the UP/DN strengths of the charge pump in the circuit. The reduction in settling time has been confirmed with circuit level simulations, using the synchronizer reported in [4] ( Fig. 5 ). A 10 mm interconnect is used which results in an eye diagram shown in Fig. 6(a) at the receiver input. The clock is initialized to lie in the center of the horizontally closed region of the data eye. Fig. 12 shows the reduction in the settling time of the synchronizer circuit with the introduction of a 10% mismatch in the UP and DN currents of the charge pump. Under identical initial conditions, a 10% mismatch showed >80% reduction in the time taken to exit the window W.
Charge pump mismatch can result in increased jitter once the circuit has locked. Hence, if good jitter performance is desired, the introduced mismatch can be switched off after lock has been achieved.
V. CONCLUSIONS
The effect of jitter on the settling time of mesochronous clock retiming circuits is investigated. It is shown how timing jitter can increase the settling time of clock recovery circuits indefinitely. A model of the system as a Markov chain with absorbing states is developed. The model predictions of the settling time in terms of the mean absorption time of the Markov chain match well with behavioural simulations. A technique to reduce the settling time considerably by introducing a mismatch between the phase updates in either direction is proposed and its efficacy is verified using circuit simulations.
